Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOSFET gate-drain capacitance calculation

Status
Not open for further replies.

Elecemperor

Junior Member level 2
Joined
Apr 11, 2015
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
211
I'm looking for a creditable formula to calculate the gate-drain capacitance of a MOSFET. I've found a few equations online, but they are either too trivial (for example, Cgd=WCov) or too complicated (Cgd=Cgd,setup+WCgd,f+WLeffCgd,in). The first one doesn't seem to give very exact results, and the second one requires an expert in capacitance calculation to measure each parameter precisely, which is beyond my field of work. So, I'd be really grateful if anybody had any other equations that could help. (I compare my calculation results to the values I see in Cadence DC operating point).

There's also this formula for overlap capacitance whose image I've attached, and I wanna know if I can trust it or not? What does "edge" refer to?

 
Last edited:

There's also this formula for overlap capacitance whose image I've attached, and I wanna know if I can trust it or not? What does "edge" refer to?

"edge" refers to the gate width W , so Cov ≈ 0.2fF*W(in µm)/edge = 0.2fF*2W ( /edge means "per edge" ).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top