Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOS Transistor Sizing (analog, digital, and mixed)

Status
Not open for further replies.

jimjim2k

Advanced Member level 3
Joined
May 17, 2001
Messages
996
Helped
23
Reputation
46
Reaction score
13
Trophy points
1,298
Activity points
7,178
analog transistor sizing

Hi


I have always wondered about the handy rules for transistor sizing in analog, digital and mixed signal ciruits.

Would you please share your experinces or yor handy rules for
MOS transistor sizing,


tnx
 

transistor sizes 2004

digital circuit can use the minmux rule; analog must use large size according to need such as current circuit;
 

mos transistor sizing

we used bigger size of gate to ensure circuit realibility...

:D
 

Make a plot of Id vs. Vdssat for different W/L a parameter. This will give you an idea what sizes to chose for given current, overdrive and gm.
 

Digital: channel length is the minimum process length
Analog: W/L & length changed with specification and experience
 

My prefered method is to use the 'level of inversion' method that has emergerd from the EKV model.

Advantages:

1. Current based - most analog circuits are biased with current sources.
2. Good for all operating area of the MOSFET (weak, moderate and strong invertion)
3. The continuous equations from the EKV model can be used to calculate gm, noise...

There have been several papers/presentations on the subject.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top