Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is MOS transistor schematic for Isolation cell?

C

cczhangpjzj

Newbie level 4
Joined
Apr 21, 2008
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
For the purpose of digital low power design, foundry provide some standard cell called isolation cell.
I read there are quite a few different types like dual rail and single rail.
Is it possible somebody can provide some typical MOS schematic for isolation cell?
Just wondering exactly how this cell functions?
Thanks!
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top