Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Latch-up How Rsub is getting reduce

Status
Not open for further replies.

amitabh262002

Member level 2
Joined
Jul 24, 2007
Messages
49
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,661
Hi All,
in latch-up,in NMOS p+ is connected to Rsub. These two are in series,so how Rsub getting reduce to avoid latch-up.
 

What do you mean:
"These two are in series ..."?
 

amitabh262002 said:
Hi All,
in latch-up,in NMOS p+ is connected to Rsub. These two are in series,so how Rsub getting reduce to avoid latch-up.

If u place the P+contact closer to transistor it will reduce the Rsub value.
 

amitabh262002 said:
Hi All,
in latch-up,in NMOS p+ is connected to Rsub. These two are in series,so how Rsub getting reduce to avoid latch-up.


Put as many tap/substrate contacts as the space allows.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top