Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is it wrong expression in verilog-a?

Status
Not open for further replies.

Jihwan_Park

Newbie level 4
Joined
Feb 1, 2021
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
60
In matlab

expp = (1/2)*exp(Vgt/(Etaf*Vth));

this code works well. The minimum values of expp is about 3.5e-18.
However in Verilog-a, expp values are always 0.
I checked Vgt, Etaf, Vth, and these variables calculated well.
I have no idea What's the problem of this code...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top