Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is it possible to create a voltage source in verilog in cadence virtuoso?

mssong

Newbie level 5
Joined
Jul 25, 2023
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
89
I know it's easier with VPULSE.
However, I would like to create my own VDC with an initial step voltage, stabilized voltage, added noise, etc. to match the actual measurement environment.

Is it possible to make it take multiple inputs and output a voltage in verilog-a?
 
Verilog, no. Veriloga, yes you could. I have made widgets which
(with some outside-the-box scripts) make complex digital
waveform stimuli from VCD files that present as pulsed (NRZ)
voltage. A bit of fiddling to get it hooked up the way Spectre
netlisting likes to work and "refresh" the content, beware the
"buffering" of verilog.va views and the need to "reset" after any
editing.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top