Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Instantiating a component in ISE

Status
Not open for further replies.

ukapil

Member level 2
Member level 2
Joined
Jan 23, 2002
Messages
49
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
339
Hi,
In @ltera we instantiate a PLL, LVDS tx rx block using Megawizard Plugin Manager.
How i do it in Xilinx ISE ?
Also please tell me what is better Stratix or Virtex II pro ?

regards,
Kapil
 

Xilinx provides CoreGen.
It has same fuction as MegaWizard in Quartus.
 

In my option, the Xilinx provide better document and more fast device than Altera. But it is also more expensive that Altera's device.
Both Stratix and V2p can fill the reqirment in application.
The difference in speed only need to be taken care of when your chip usage is very high.
 

where can I download cOregen? Is it possible to use it with Webpack 6?
 

I am new to x|linx.

Isn't it synthesisable for webp@ck? :

module toplevel(pixel_clock,pixel_counter);
input pixel_clock;
output [11:0] pixel_counter;

reg [11:0] pixel_counter;

always @(posedge pixel_clock)
begin
// this is not working
pixel_counter=pixel_counter+1;
// this is working
pixel_counter=325;
end
endmodule


Can't I increment a reg? I was doing this with M@X plus of @lter@. I use M0delsim for simulation and pixel_counter looks Hi-Z/undefined at simulation. What do I have to do?

Is there a step-by-step beginner to advanced book/ebook for X|linx I5E?

Regards
 

try this:

module top_level (pixel_clock, pixel_counter, reset);

input pixel_clock;
wire pixel_clock;
output [11:0] pixel_counter;
reg [11:0] pixel_counter;
input reset;
wire reset;

always
@( posedge pixel_clock or posedge reset )
begin

if (reset)
pixel_counter <= 0;
else
pixel_counter <= pixel_counter + 1;

end
 

try this code:

Code:
module toplevel(pixel_clock,pixel_counter); 
input pixel_clock; 
output [11:0] pixel_counter; 

reg [11:0] pixel_counter = 0; 

always @(posedge pixel_clock) 
begin 
pixel_counter=pixel_counter+1; 
end 
endmodule

it is better to inser a reset condition like in previous example..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top