Instantiating a component in ISE

[ukapil]

Hi,
In @ltera we instantiate a PLL, LVDS tx rx block using Megawizard Plugin Manager.
How i do it in Xilinx ISE ?
Also please tell me what is better Stratix or Virtex II pro ?

regards,
Kapil

 

[leon]

Xilinx provides CoreGen.
It has same fuction as MegaWizard in Quartus.

 

[leon]

In my option, the Xilinx provide better document and more fast device than Altera. But it is also more expensive that Altera's device.
Both Stratix and V2p can fill the reqirment in application.
The difference in speed only need to be taken care of when your chip usage is very high.

 

[Sobakava]

where can I download cOregen? Is it possible to use it with Webpack 6?

 

[Sobakava]

I am new to x|linx.

Isn't it synthesisable for webp@ck? :

module toplevel(pixel_clock,pixel_counter);
input pixel_clock;
output [11:0] pixel_counter;

reg [11:0] pixel_counter;

always @(posedge pixel_clock)
begin
// this is not working
pixel_counter=pixel_counter+1;
// this is working
pixel_counter=325;
end
endmodule


Can't I increment a reg? I was doing this with M@X plus of @lter@. I use M0delsim for simulation and pixel_counter looks Hi-Z/undefined at simulation. What do I have to do?

Is there a step-by-step beginner to advanced book/ebook for X|linx I5E?

Regards

 

[karlheinz]

try this:

module top_level (pixel_clock, pixel_counter, reset);

input pixel_clock;
wire pixel_clock;
output [11:0] pixel_counter;
reg [11:0] pixel_counter;
input reset;
wire reset;

always
@( posedge pixel_clock or posedge reset )
begin

if (reset)
pixel_counter <= 0;
else
pixel_counter <= pixel_counter + 1;

end

 

[massive]

try this code:

module toplevel(pixel_clock,pixel_counter); 
input pixel_clock; 
output [11:0] pixel_counter; 

reg [11:0] pixel_counter = 0; 

always @(posedge pixel_clock) 
begin 
pixel_counter=pixel_counter+1; 
end 
endmodule

it is better to inser a reset condition like in previous example..