initializing sdram using vhdl or xilinx ise tool

[chinnathurai]

Hello i need initialize sdram that was interface with xilinx fpga using .xes or .hex file.
is it possible in vhdl?
is it possible in xilinx ise?
any other possibilities?