chinnathurai
Junior Member level 1
Hello i need initialize sdram that was interface with xilinx fpga using .xes or .hex file.
is it possible in vhdl?
is it possible in xilinx ise?
any other possibilities?
is it possible in vhdl?
is it possible in xilinx ise?
any other possibilities?