Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

implementing 74374 latch

Status
Not open for further replies.

ABHI9868715910

Newbie level 3
Joined
Feb 5, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
DELHI
Activity points
1,315
Hi,

I have been a regular user of this forum.I have got many great ideas from this website when all the roads seems to be closing for me.

I need to implement a code for 74374(8-bit d-type flip flop) chip.

My code is
--latchin - input to latch
--latchout- output of latch
--clk-input for Pin11 (it latches the data from input to output at high-to-low transition of clk )
process(latchin,clk)

begin

if (falling_edge(clk)) then

latchout<=latchin;

end if;
end process;


I hope your there is some solution to my issue.

Abhishek
 

looks like you need to tri-state the output as well

Code:
process (CLK)
begin
  if rising_edge(CLK) then
    q_reg <= D;
  end if;
end process;

-- tri-state output
Q <= q_reg when (OE = '0') else 'Z';

also just noticed this, you only need the clock in the sensitivity list since everything else is synchronous to it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top