rajeswari01
Junior Member level 3
how to write vhdl code for random number generator module,which has integer rang 1 to 255,binary 8-bit,number of array equal to 36 ,using function in package "std_logic_unsigned" is conv_integer(arg:std_logic_vector) return integer,i want vhdl code for random number generator module.