Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use report_clock_timing ?

Status
Not open for further replies.

Peter Chang

Junior Member level 2
Joined
Oct 5, 2006
Messages
21
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
TAIWAN
Activity points
1,419
Hi,

Are there anyone able to briefly explain this command, report_clock_timing? And, how to explain the content of the report?
For example,
Maximum setup launch latency
Minimum setup capture latency
Maximum hold launch latency
Minimum hold launch latency
Maximum active transition
Minimum active transition
Maximum setup skew
Maximum hold skew

I wonder if the meaning below is correct or not.

Maximum setup launch latency means the maximum clock latency at launch register during setup check?
Minimum setup capture latency means the minimum clock latency at capture register during setup check?
Maximum hold launch latency means the maximum clock latency at launch register during hold check?
Minimum hold launch latency means the minimum clock latency at capture register during hold check?
Maximum active transition means Maximum transition at 0 to 1 ?
Minimum active transition means Minimum transition at 0 to 1 ?
Maximum setup skew means maximum clock skew during setup check ?
Maximum hold skew means maximum clock skew during hold check?

Thanks.



Peter
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top