how to use cadence to simulate PLL

[twfly]

i design a PLL,but i don not know how to use cadence to simulate the PLL output noise and jitter.have someboy know how to simulate it ?can you teach me?thanks

 

[oermens]

http://www.cdnusers.org/community/virtuoso/resources/ctp_cdnlivesv2007_Thibieroz.pdf

 

[twfly]

http://www.cdnusers.org/community/virtuoso/resources/ctp_cdnlivesv2007_Thibieroz.pdf

Thank for your PDF document. I will research this.

 

[dinesh agarwal]

you can use PSS + PNOISE analysis, to simulate individual block phase noise.

 

[oermens]

Noise Aware PLL Flow is also covered in Spectre RF documentation (User Guide, Theory vol1 and 2)

 

[twfly]

you can use PSS + PNOISE analysis, to simulate individual block phase noise.

Yes ,you are right.The noise of each block has been simulated by me.and i have caculated the PLL output jitter by using matlab.But i want to know how to direct simulate the PLL output noise or jitter...

Added after 2 minutes:

Noise Aware PLL Flow is also covered in Spectre RF documentation (User Guide, Theory vol1 and 2)

Sorry ,i can not understand your mean. can i ask you what are the means of the vol1 and 2??
can you give me more detail explain?thank you .

 

[oermens]

find documentation in $CDS_INST_DIR/doc and $MMSIMHOME/doc