Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to simulate gilbert mixer in lock-in amplifier?

Status
Not open for further replies.
M

memsgg

Member level 1
Joined
Aug 1, 2005
Messages
32
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
cambridge, UK
Activity points
1,495
lock-in amplifier howto

I am designing a gilbert mixer for using in lock-in amplifier. The LO and RF freqency is same(10kHz) to generate a dc voltage to be measured, I think it is a simplest useage for a mixer, can any one tell me if I need to use PSS, PAC and Pnoise in cadence to simulate the 1dB conversion gain, noise figure and IIP3? They are so complex and I am confused now.

I have done the dc and trans simulation now.

Thanks in advanced
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top