[SOLVED] How to run simulation without cell delay ?

[nemolee]

In my RTL design, I insert gate cell (ex: BUF, AND, MUX) for some consideration.
But I don't want to run RTL simulation with cell delay.
How should I do ?
Thank you.

- - - Updated - - -

I know how to run simulation without cell delay.
Just need to apply +nospecify to run simulation.