Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to selectively tcheck over time within one simulation

fabhslbahsdj

Newbie
Joined
Sep 13, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
I want to disable timing check at specific time or sequence In Post-netlist Simulation

Is there a way to set this up?
 
You can either do this as part of your timing check code (would need to see your original code), or using tool specific commends (would need to know which tool you are using).
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top