Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to monitor analog signal in verilog-ams

Status
Not open for further replies.

xuedashun

Member level 1
Joined
Aug 30, 2005
Messages
39
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,582
If I have 3 analog blocks: AAA BBB CCC, AAA is toplevel block, BBB is inside AAA and CCC is inside BBB block, if
these is an analog signal called as xxx in CCC, now I want to monitor the xxx signal in another block (verilogams), how
to do this in verilogasm?

I know if they are digital, we can use assignment to do it
wire xxx_monitor = AAA.BBB.CCC.xxx;

Could you give me some suggestions? Thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top