Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to measure the propagation delay of comparator by hspice

Status
Not open for further replies.
Re: How to measure the propagation delay of comparator by hs

Use .measure statements. U can find few examples in HSpice manual.

cinch
 

need to measure from 50% input rising to 50% output rising or similarly for falling edge. Depending on strength of nmos or pmos of final stage, rising or falling prop delay will be decided.
For measures u can see for diff of timestamp when |vin-vout|=0 for first and 2nd time. u will have the option to give rising and falling seperately.
Hope this helps.
 
Re: How to measure the propagation delay of comparator by hs

You can both read it in Avanwave or use the following code:
(I brought the whole thing in case you want to use it:

"
.meas tran tplh_b1ar trig v(a) td=20ns val='vdd/2' cross=1
+ targ v(out) td=20ns val='vdd/2' cross=1
.meas tran tplh_a1bf trig v(b) td=30ns val='vdd/2' cross=1
+ targ v(out) td=30ns val='vdd/2' cross=1
.meas tran tplh_a1br trig v(b) td=50ns val='vdd/2' cross=1
+ targ v(out) td=50ns val='vdd/2' cross=1
.meas tran tplh_b1af trig v(a) td=60ns val='vdd/2' cross=1
+ targ v(out) td=60ns val='vdd/2' cross=1
.meas tran avgpower AVG power from=1ns to=80ns
.meas tran peakpower MAX power from=1ns to=80ns
"

Check: **broken link removed**

for the link

cheers
 

Re: How to measure the propagation delay of comparator by hs

wangwang96 said:
same to topic

Use meas statement.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top