Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to know whether the threshold voltage of POR is ok?

Status
Not open for further replies.
A

alicia8283

Junior Member level 2
Joined
Mar 3, 2005
Messages
21
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,436
I m using TSMC .18um process, currently simulate on a POR, the threshold voltage is around 1.214V. As the output POR will go in to some logic gates (DFF and inverter), so it is important to know whether this Vthreshold is able to let the logic regconized as logic "high" or not. I found online that the VIH of CMOS 1.8V = 1.1V. I would like to ask is this value actually is just standard for all the standard cells? I tried to search in TSMC website, then in the document from TSMC named "artisan_tsmc18_stdcell_databook.pdf", but inside the document i only able to get those parameters such as caps value, setup time, hold time etc. of the gates but cannot find any info regarding to the VIH VIL.
Can anyone advice on this?
Thanks in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top