circuitking
Full Member level 5
Dear all, In my layout I have many transistors and their gates are connected directly with poly layer. I want to find the delay caused by this long Poly line, could you tell how can I find it?. If this is too much, what methods do I have to reduce it. I heard that I should keep poly to M1 vias, could you tell more about it. Thanks