Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do the distortion simulation for S/H circuit?

Status
Not open for further replies.

flysnows

Junior Member level 2
Joined
Jul 7, 2005
Messages
24
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,490
I want to analyze the distortion performance of S/H circuit, my hspice netlist statement is :

.fft v(out)

can anyone tell me is this statement right or wrong? other parameter such as FMIN, FMAX should be definded in the .fft statement?

thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top