Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to detect forced signal in VCS simulation?

Status
Not open for further replies.

yhn

Newbie level 2
Joined
Mar 29, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
forcing signal in vcs

I had been looking for how to print out report of signal forced/released throughout a VCS simulation. If VCS doesn't have such capability, does debussy can do that from saved fsdb?
Appreciate any advice how to do that, thanks in advance.
 

vcs force signal

you use the report of force and release signals for what usage?
 

I need to detect test that use force command to internal design signals as those tests would fail when we convert it to tester pattern for hardware testing.
 

hi yhn

I think use some like 'grep' or 'sed' tools for find 'force' keyword in ur design will be more easy.

Btw: if somebody find method to detect forced signal in VCS, please also tell me.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top