Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a CMOS level shift buffer

Status
Not open for further replies.

kevinwang123

Junior Member level 1
Joined
May 17, 2005
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
I want to use the buffer to drive PMOS pass device of regulator.
does anyone know it or have papers?

Thanks a lot and best regards
 

The input voltage of buffer is equal to the output volatge of buffer.

the pass device output current is 30mA.
 

Maybe you can try to use some even number inverters.

kevinwang123 said:
The input voltage of buffer is equal to the output volatge of buffer.

the pass device output current is 30mA.
 

I think using a source follewer .
 

Thank you for your suggestion!

I had used the soure follower but it can't work well

I have tried to use a unity gain buffer but the drive capability is not enough,
The load transient of the regulator is so poor because this regulator is used in internal chip for digital parts, I can't add a large capacitor in chip.

Do you have any idea or papers?

Thank you very much!
 

you should pay attention to the frequence compensation
 

you may be able to use a simple two stage amplifier. it really depends on your requirements. can you give us some more information?
 

The simple source follower can be used to seperate the PMOS and OTA's output.The best circuit is small output resisteance and large drive current.
 

simply one stage op-amp is enough. But you should pay attention to AC characteristics of the regulator circuit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top