Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
always @(posedge clk50 or negedge resetn)
if(!resetn) begin
count <= 14'd0; // reset counter
f_measurment <= 14'd0; // reset output
end else begin
count <= count + 14'd1; // increment counter by default
if(in_clock_rise) begin
count <= 14'd0; // reset counter
f_measurment <= count; // determine output
end
end
/***** User Controls section *****/
wire [7:0] user_ctrl_en; // 8 seperate enables controlled via GUI
wire [15:0] user_ctrl; // 16-bit value entered via GUI
reg [127:0] user_status=0; // 16 bytes of status that reported back to GUI
wire user_ctrl_stb; // strobe to signal when user controls written
always @(posedge clk125)
if (user_ctrl_en[0]) begin user_status <={f_measurment};
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.