Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to convert (:=) symbol in vhdl to verilog,reply me

Status
Not open for further replies.

j4y4nth1

Newbie level 6
Joined
Sep 15, 2009
Messages
12
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
vishakhapatnam
Activity points
1,346
what is meant by this symbol :)=) , and tha (alias) siganal in VHDL and how to convert this into verilog plz help me,AND GIV ME REPLY AS SOON AS POS.........................
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top