Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dummy cap used for matching?
Keep in mind, if you connect them to gnd/vdd will introduce some parasitic capacitance on the perimeter of you cap.
I'd say to leave upper plate in open circuit. This is how is done in layout pdks with parametric cells.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.