Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to Calculate the library setup time?

Status
Not open for further replies.

RGR

Junior Member level 2
Junior Member level 2
Joined
Jan 31, 2013
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
Hi Every one

The library setup and hold times are generally in the library (.db or .lib) and how these are calculated?

Here is the Example Report.

data arrival time 0.57

clock mck (rise edge) 2.50 2.50
clock network delay (ideal) 0.00 2.50
library setup time -123.44 -120.94
data required time -120.94
--------------------------------------------------------------------------
data required time -120.94
data arrival time -0.57
--------------------------------------------------------------------------

Thanks

RGR
 

by using spice simulation the min delay (setup time) required between data and clock so that data is captured to output is calculated.

DATA __ __/```````\___
CLK _/``\__/``\__
OP _______/`````
for example, the simulation is done in number of steps by decreasing delay between data and clock. in each it verify the output (should be 1 in above case). in this way the min time between between clk and data pin gives the steup time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top