Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to attach simulator in specview?

Status
Not open for further replies.

tarkyss

Full Member level 6
Joined
Aug 1, 2005
Messages
340
Helped
26
Reputation
52
Reaction score
8
Trophy points
1,298
Location
China
Activity points
4,162
specview

the gui of specman E
verilog xl or modelsim

Added after 2 hours 12 minutes:

error in log file as follow
task or function($sn) not defined
 

attach simulator to specman

did you correctly generated the stub file and compiled them
 

specman attaching simulator

yes, i generate a specman.v file
 

specman xor example

You will find xor example in specman installation dir and here is how to invoke gui

step1. -> specman -command "load xor_verify; write stubs -verilog;"
step2. -> specview xl_specman " -s xor.v specman.v"

here xl_specman is verilog simulator bianary specially compiled to support specman
pli's! viz $sn task!!
 

stubs writing in specman

but when i run step 2
error is generated in specview
it is about ld.so.1, the error information cannot be displayed correctly in my machine
 

my env val are set wrongly?
please help me
thanks
 

Hi all
I Do have another q's with reagrd to 'e' language, What's the difference between a test case in e and the sequences, are both required for one purpose or served for different purposes?

Thanks & Regards.
Raghu.
 

yes, both (test case and sequences in e ) are used to test the functionality of the DUT or to test all the scenarios with the DUT.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top