Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do lower the signal by 0.3v

Status
Not open for further replies.

ahgu

Full Member level 3
Joined
Jun 19, 2001
Messages
172
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,552
I have a signal in the range of 0.5v-2.7v, need to feed that to an ADC with a range of 0-2.5. What is a good easy low-noise precise way to lower the signal by
0.3V?

If I use a OPAM subtraction circuit, generate the 0.3v using a resistor divider, I was afraid the matching resistor error, and also supply noise from the dividor.

It is single supply opamp.


thanks
Ahgu
 

If you are afraid about precission use 0.1% resitors ..
There is no better and simpler solution than a 2-resistor voltage divider - go for it ..

Regards,
IanP
 

right the resistor divider is the best solusion...

you can use the small resistors with the buffer to achieve the low noise.
 

Can the resistor divider drive the ADC?
maybe you need a buf,but sigle supply.
 

I can put a follower, not a problem.

for 100K ADC sampling, I wonder what kind of bandwidth I need for the OPAMP.
The opamp has 2 stages, follower--> subtraction--->ADC.

Also, what kind of LPF can I put on the circuit for 100K ADC sampling?

Any recommendation for what opamp to use?

thanks
Andrew
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top