Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Hold time measured on previous cycle compared to setup time

Status
Not open for further replies.

design_oriented

Advanced Member level 4
Joined
Jan 21, 2010
Messages
103
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
1,991
Why is the hold time in PrimeTime measured on the previous rising edge compared to the setup time?
 

because data is supposed not to toggle at where capturing edges of clock is present to avoid metastability.
 

The main intention for checking hold time is to make sure that the previous data is not over written.
So if min path data arrives to fast just after the clock then u will get hold timing violations.
u have to fix these by adding delay buffers, so that ur min path is delayed.

Hope it clears ur doubt.
 

Hi,

Good question. As said earlier, the main intention for hold violation check is to ensure that the flop always gets the value that was on "D" pin before. If the clock delay between the launch flop and the capture flop is more than that of the data path, then it results in hold violation and for this we need to make sure that only the same clock edge is considered.

HTH,
Tejas
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top