Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

HELP for EP2C8 design questions .

Status
Not open for further replies.

TERRYWU3

Member level 1
Joined
Jan 10, 2003
Messages
40
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
301
ep2c8

Dear Sir,

I have something confused in FPGA design. Would you please give me any suggestion ?


My FPGA is CYCLONE II EP2C8-208


1. SDR SDRAM control :
May I always enable CKE and always disable DQM for saving my IOs ?

2. SPI serial flash :
- There is a "hold" pin , I need to read/write SPI flash , but this pin seems not
necessary . I want to pull high this pin , is it correct ?
- How many ways to burn data into SPI flash if my data quantity above 16 Mbit ?
My data is picture (BMP format ) , I think that burn speed is important , so
RS-232 transmission is not suitable.

3. If it possible to place an JPEG decoder into EP2C8 ?
How many logic cell does it need ?

4. I add a MCU ( like 8051 ) to communicate with FPGA . If it usable that only use:
data [7..0] => play a address and data bus
clk => strobe signal
RS => for FPGA to recognize data[7..0] is data or address

5. About FPGA Vccint 1.2V , I dont know FPGA power consumption because design
is not finished yet , but my hardware must ready before ,I want to use AME1117
to adjust 1.2V for Vccint , is it OK ?

6. PLL : Does EP2C8 internal PLL could random modified ?
Now I place a clock generator ( ICS307 )

Would you please give me any suggestion for these questions ?

Very very thanks ~
 

hi ,
u can use Power Expert Software by National Semiconductorto know the Power Requiremnet of any Altera FPGA & CPLD.

and
Altera
PowerPlay Early Power Estimator
Cyclone® II Family
v5.1

for Power Solution.


Well AM1117 ADJUSTABLE will work for Vccint foe EP2C8.

regards

alt007
 

TERRYWU3 said:
1. SDR SDRAM control :
May I always enable CKE and always disable DQM for saving my IOs ?
CKE may be tied HIGH if you don't want to implement power-down mode in your design. DQM's may also have a constant values. In that case you can mask your data inside FPGA (the algorithm of read/write data from/to memory may occur some harder).

TERRYWU3 said:
2. SPI serial flash :
- There is a "hold" pin , I need to read/write SPI flash , but this pin seems not
necessary . I want to pull high this pin , is it correct ?
HOLD signal prevent unexpected write commands to protect data. If it is not necessary in your design pull it according to recomendations of flash's vendor.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top