Hardware Architecture of Reinforcement learning

[Vardhan2498]

Hello ,

I am designing a Hardware Architecture for Reinforcement learning algorithm.
I need to have a 2D lookup table to store state, action pair Q values.

Is there any logic to create a 2D array in verilog?