Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fix the negative Setup time question

Status
Not open for further replies.

stn0795

Newbie level 3
Joined
Nov 5, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
I see few questions and answers for the negative setup time from this forum. I have a question similiar that how can and how many ways we fix the negative setup time? Which fix the negative Setup time will impact the Holdtime?
Thanks,
stn
 

Fix setup violation you can insert buffer,optimize fanout,upsize instance
If you fix the setup you must large the require time,so it must inpact the holdtime!
 

Hi,
Fixing setup violation of a path to a margin (Say just getting a +ve slack) cannot result in hold violation. But the same endpoint may have many paths with different start points which can have hold violation as the result. Hence fixing setup violations should target cells that are having minimum fanout so that the impact is also minimum.

On the other hand a whatif analysis in PrimeTIme is worthy for such paths.

On your question, a negative setup time is just a requirement similar to positive one. You will use the same strategy as fixing +ve library setup time to fix this.

Regards,
R.Srideepa
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top