Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Try to find a logic that can support your functionality such that it compares only part of the 32 bit word instead of comparing whole word.
Then write the HDL code accordingly.
If you use 32-bit word for comparing, then a 32-bit comparator is implemented in synthesis due to which delay also increases accordingly.
Make sure that the two inputs are registered, otherwise you get the input calc delay added to the == calc delay. If that still isnt enough, you may have to pipeline, taking several clock cycles to calculate a mid result (such as doing four single-byte == compares) then combining to get a final result. (some synth tools will do this 'automatically' if you add a few series flip-flops and enable re-timing.)
All assuming you gave your tools a good freq constraint.
If possible, you can pipeline your design, and compare say 8 bits at a time or even less if your throughput rate allows you. You can bump up the clock speed to 4 times and pipeline the comparison so you look at a byte each clock cycle (4x fast) and the result will be ready at the slower clock speed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.