Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You will often find congestion around the corners of blocks (memories, hard macros); in these areas you might want to add some placement blockages so that you leave more room for routing.
A highly utilized placement area will very likely have congestion. If you have a large amount of nets that need to communicate long distances, you often see congestion.
I would recommend that you place your design and then view the congestion maps associated with the placed design.
The congestion maps, while not perfect, are a good place to start.
apart from what jpvSoccer wrote..
congestion may be due to some high pin count cells, like you would observe congestion inside the GCELLs where AOI and other high pin count cells are placed.
Congestion may be in the small channels b/w the hard macros.
Congestion may be just below or worund the fat prw/gnd stripes so, try to avoid placing the cell under lower layer pwr/gnd stripes.
If aspect ratio of your block is very odd, like height very much more than length then you would find more congestion in horizontal direction and vice versa.
More detailed congestion analysis you can do by analyzing the congestion map of the design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
