Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Explanation of jitter specifications in OC192 CDR part

Status
Not open for further replies.

ieok

Newbie level 4
Joined
Apr 3, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
I am working on OC192 clock and data recovery (CDR) part. As i know there is 3 jitter specification. They are jitter generation, jitter tolerance and jitter trasnfer.

This is what I interpret the spec:

Jitter generation: put a clean data with PRBS12 and measure the data and clock jitter at the output of CDR. However what is the max value?

JItter tolerance: there is a jitter tolerance mask need to be complied.

Jitter transfer: As I notice from some journals, if jitter tolerance is fulfilled, jitter transfer spec is be complied too. but need to make sure the jitter amplitude is <0.1db. How about the bandwidth or fc of the jitter transfer? Does the fc related to jitter tolerance?

Hope someone can correct me if I interpret the spec worngly.
Many thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top