Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Explanation of cycle slipping

Status
Not open for further replies.
safwatonline

safwatonline

Advanced Member level 4
Joined
Nov 19, 2005
Messages
1,341
Helped
219
Reputation
438
Reaction score
48
Trophy points
1,328
Location
EGYPT
Activity points
9,038
i want a breif explaination of cycle slipping
thnx and regards.
 

Re: pll

Google gives **broken link removed** related to PLL.

Were you looking for something related to slips in any other case?
 

pll

no but i think the explaination by Dean is very breif and i wanted more explaination.
thnx ayway
 

Re: pll

As far as the cycle slip is mentiond in the paper, I think there can not be any more explanantion of the phenomenon.

It's just PFD dependent phenomenon. Choose your PFD and you may or may not get this phenomenon.

As I asked - What do you need this for - do you need any more info regarding any special case like de-modulation etc.?
 

pll

no , i am just intersested in the cycle slip itself
"no specific application"
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top