Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Because of the near field effects of small structure found on chip in relation to the wavelength it is very difficult to differentiate radiation from coupling.
If the coupling instead of the radiation is important you could use an on chip amplifier and pick up the coupling noise voltage under investigation and amplify to a level to be measure through pads.
usually designers will neglect EMI issues while designing integrated circuit for chip level. i would like to know at what speed of the signal that is considered critical that we have to take EMI into consideration while designing. more than 5Gbps?
Interference is critical if the suspectibility of the receiver spec is violated by an agressor. That is common place for <130nm and long parallel lines in digital logic where the noise margins are 10-30% of the signal.
In analog designs the margins as well as the signals could be much lower. In this cases more complex coupling mechanism than inductive/capacitive coupling of long parallel lines have to considered. The effect does not depend on speed or repetition clock. You could have mailfunctions on a single event.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
