Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

effect of voltage scaling on set-up and hold times

Status
Not open for further replies.

shiva20587

Newbie level 3
Joined
Aug 5, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
Hi All,

Let's say we have a flip-flop operating at 1.2v power supply, how does the set-up time of this flip-flop get affected by the power supply variations?

If voltage drops ,does the set-up time increase? And why does it increase?

Thanks in advance,

Regards,
Shiva.
 

if any cell varies depends upon pvt conditions.below once
1.process
2.voltage
3.temperature
for example:
if the cell voltage 0.9v ,cell delay: 0.02ps these values are taken as ruff values,
if cell voltage is decreased to 0.87 ,then delay of cell is increased.becaz transition time of cell take longer time.it will causes slew violations.so setup time will be degrade
if cell voltage is increased it will help setup time.


Thanks
chiranjeevi.pandamaneni
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top