Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As said, it may be easiest to use a small (like SOT-23) NPN, or logic -level mosfet in an open drain configuration to control the P-FET gate.
Alternatively you could shop for some form of dedicated high side load switch which can have logic level inputs (and probably bells and whistles like overcurrent/overtemp/overvoltage protection).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.