Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The BEGIN-END clauses in VHDL or Verilog do not increase the hardware inferred. These are just coding semantics. Just like how C has the braces {} to denote the start and end of a loop or module.
Begin End statements do not cause any extra hardware burden....
U can check this after writing a small verilog code and synthesizing it ...... There wont be any extra gates in the synthesized circuit due to this Begin-End statements
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
