Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

digital design using hardware description languages

Status
Not open for further replies.
V

vaidhyanathan

Junior Member level 1
Joined
Dec 7, 2011
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,387
thank u very much for ur reply..
do you mean that all delays including inter statement delays are also non-synthesisable?
 

in RTL all delays are ignored during synthesis
So you are right.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top