Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference in pre-layout and post-layout results

Status
Not open for further replies.
M

mohan_arun

Newbie
Joined
Jan 16, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
I am designing a cross coupled rectifier (schematic attached) operating at a frequency of 953 MHz. After post layout (Layout photo also attached), I compare power conversion efficiency (PCE) and transient output voltage performance.
I find that the PCE performance of the post layout simulation is the same as pre-layout sim. However, the transient output voltage degrades in post-layout analysis.

Please help me in figuring out why it is so?
 

Attachments

  • Layout_RDC.png
    Layout_RDC.png
    66.2 KB · Views: 95
  • Layout_RDC.png
    Layout_RDC.png
    66.2 KB · Views: 95
  • Schem_RDC.png
    Schem_RDC.png
    20.4 KB · Views: 98

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top