Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between flip-flop and latch

Status
Not open for further replies.

sangmeshwar

Junior Member level 3
Joined
Apr 25, 2006
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,476
Hi,
Please give me detail information about flip-flop and latch difference with examples where these are used.

Thanks

Sangmeshwar
 

"The difference between a latch and a flip-flop is that a latch does not have a clock signal, whereas a flip-flop always does. "

says

h**p://dept-info.labri.fr/~strandh/Teaching/AMP/Common/Strandh-Tutorial/flip-flops.html
 

payrend said:
"The difference between a latch and a flip-flop is that a latch does not have a clock signal, whereas a flip-flop always does. "

says

h**p://dept-info.labri.fr/~strandh/Teaching/AMP/Common/Strandh-Tutorial/flip-flops.html

I would like to add:

A Flip-Flop is normally edge triggered into one of two states:
Clock and Data input (D type 74HC74,74HC574)
OR
Combination of Set, Reset, Clock & Data (Master/Slave J-K type 74HC73)

A Flip-Flip cannot be transparent


A Set-Reset Latch output is edge triggered on or off by Set/Reset inputs.

A Transparent Latch
The Output will follow the Input (transparent) until the control input 'freezes/latches' the Output (latched condition).
It is Level controlled not edge triggered. (74HC373/573)


hope this helps ... Polymath
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top