dft question (pls answer )

[gold_2007]

can any one tell me what are the different information does a designer give to dft person along with the netlist and library.

 

[Thinkie]

Also give the clock domains, reset strategy, latches, combinatorial loops if any

 

[megastar007]

Also clcokgating cells if any

 

[mujju433]

They will give u clock and reset.. bcoz these are the most important thing u have to consider and u have to take care about the synchronism..
Muxes, clock ,reset are the most important thing for a dft designer to choose

 

[stormwolf]

critical path, sta scripte

 

[rameshsuthapalli]

Hi All,

Along with the above information they will also tells the power domain info and jtag register configurations that we need's to do for the required modes and controlls..
regards,
ramesh.

 

[gold_2007]

Hi All,

Along with the above information they will also tells the power domain info and jtag register configurations that we need's to do for the required modes and controlls..
regards,
ramesh.

Thanks ramesh and all

 

[vlsichipdesigner]

Dear Designer

my 2 cents in this discussion

1. Verilog netlist
2. STIL/TPF file (Standard Test Information file/Test Protocol file) , a procedure file generated from the DFT test compiler report
3. List of flip-flops in each scan-chain.
4. Scan input and scan output signals
5. Scan clock name
6. Signal to control the resets.
7. Scan mode/Test mode signals
8. Flops not part of chain and any reason.

Praise the Lord.

best regards,
www.vlsichipdesign.com
[Learn ASIC Chip Concepts both frontend and backend for free]