Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Designing a simple SPI slave in VHDL

Status
Not open for further replies.

ZeleC

Full Member level 5
Full Member level 5
Joined
Dec 18, 2002
Messages
261
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,173
Helo
i want to work on a small project including a fast counter , im thinking of implementing the counters in a xilinx cpld and interface it with an hc11 uC
what i want to do is do use update a registry in the cpld using hc11 spi so that when a certain number is achieved an alarm will be activated .
So i want to do a simple SPI slave in the cpld that can read what the uC is sending ,so does anyone have some links that can help regarding this subject. Or is there any simpler way to do that
regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top