Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR4 SDRAM test signal is abnormal

Status
Not open for further replies.

williamli186

Newbie level 1
Newbie level 1
Joined
Sep 28, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
HI:
I am testing the DDR4 controller, and when using the oscilloscope to capture the write timing, I find that the write timing is obviously abnormal. However, grabbing the read timing waveform is normal and the data read at the same time is correct。
1333 write.gif
1333 read.gif
Can someone help me analyze what is probably the reason?

thank you very much!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top