Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

configuration pins and its behaviour in spartan 3AN fpga

Status
Not open for further replies.

sriharsha.hs

Junior Member level 3
Junior Member level 3
Joined
Jun 20, 2013
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
257
I am using spartan 3an for my application. I am using non volatile flash to store my bit stream and using Internal Master SPI Mode. During the configuration stage, some of the dual type I/O's has to be taken care as shown in UG332(217 page). I have connected the mode select pins m[2:0] to 011.

What should be the logic level of PUDC_B, PROG_B, INIT_B (Bidirectional pin) and VS[2:0] before the configuration.

Since I am using Internal Flash, what should be the logic level of vs[2:0] ?

Please let me know.

Anything is appreciated.

Thank you.
 

Attachments

  • dual type pins.JPG
    dual type pins.JPG
    64.3 KB · Views: 66

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top