Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparing two layouts

Status
Not open for further replies.

jarillak

Junior Member level 1
Joined
Dec 13, 2011
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
Hi.....
Can anyone explain how to perform ex-or comparison between two layouts in cadence?

thanks & regards
jarilak.r
 

Polygon comparison would be done with a DRC script. I
have only seen this in user-added menu extensions
myself, with some CAD Dude having created the layer
by layer XOR code (you need it to follow all of the mask
generation Booleans as well as WYSIWYG polygon data,
down to the mask data level).

Connectivity comparisons can be done in Assura, you
simply use another extracted netlist from another layout
instead of a schematic extracted. But this does not give
a polygon equivalence, only a functional equivalence
result.
 

Could you expand what you mean by comparing?

As @dick_freebird says, you can do polygon comparison with some scripts. DRC check would be one of them. You could also build your own tcl/skill script to compare each rectangle paint of one design against another design. Think of it as "moving" the mouse automatically to each polygon and checking if the polygon exists in both designs at the same coordinates. I did a bunch of those scripts for short-circuit detection, but I used a little-known GDS tool named: Micromagic. But it is definitely possible to do this in virtuoso too.

For functional comparison, you would perfrom LVS and compare to a golden or schematic netlist. @dick_freebird mentioned Assura, but there are anothe programs like Mentor Graphics Calibre, etc.

For performance comparison, you want to extract the netlist and run spice simulations. that will tell you what the differences are in timing due to parasitic capacitances and resistances.
 
  • Like
Reactions: mdyusuf

    mdyusuf

    Points: 2
    Helpful Answer Positive Rating
Not Cadence - but...
"klayout" layout editor provides a functionality to perform XOR and other layout operations on GDS (and not only) layouts and layers.

Freely available from: www.klayout.de
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top