Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As my knowledge.....Gate count is how much transitors/ gates available in Design/Ckt/Standard cell......CELL's are contain's no.of gates...
......if u get ..any correct information ..pls ..fw to..me..
gate count is a rough prediction before the real place and route how much cells would be like
Total area / Nand2 area = gate count
Ths will give a rough idea, this is needed to estimate how big the chip would be, what would be the Xand Y and all..
but the value of the placeable instances would give an actual idea after place and route .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.